


PCR404/406/408

Silicon Controlled Rectifiers



■ Features

- Sensitive gate silicon controlled rectifiers
- reverse blocking thyristors



■ Simplified outline(SOT-23)

■ Absolute Maximum Ratings Ta = 25°C

Parameter	Symbols	Value	Units
Peak Repetitive Off-State Voltage ^{Note4} (T _J = -40°C to 110°C, Sine Wave, 50 to 60 Hz, Gate Open)	PCR404 PCR406 PCR408	200 400 600	V
On-State RMS Current (T _c = 80°C) 180°C Conduction Angles	I _{T(RMS)}	0.5	A
Peak Non-Repetitive Surge Current (1/2 Cycle, Sine Wave, 60 Hz, T _J = 25°C)	I _{TSM}	5	A
Circuit Fusing Considerations (t = 8.3ms)	I ² t	0.104	A ² s
Forward Peak Gate Power (Pulse Width ≤ 1 μs)	P _{GM}	0.1	W
Forward Average Gate Power (t = 8.3ms)	P _{G(AV)}	0.1	W
Peak Gate Current – Forward (Pulse Width ≤ 1 μs)	I _{GM}	1	A
Peak Gate Voltage – Reverse (Pulse Width ≤ 1 μs)	V _{GRM}	5	V
Operating Junction Temperature Range	T _J	- 40 to + 110	°C
Storage Temperature Range	T _{STG}	- 40 to + 150	°C

PCR404/406/408



■ Electrical Characteristics Ta = 25°C

Parameter	Symbols	Max	Units
Peak Forward or Reverse Blocking Current ^{Note2} at V _D = Rated V _{DRM} and V _{R_{RM}} , R _{GK} = 1KΩ	I _{DRM} , I _{R_{RM}}	10	μA
Peak Forward On-State Voltage ^{Note1} at I _{TM} = 1 A Peak	V _{TM}	1.7	V
Gate Trigger Current ^{Pulse} at V _{AK} = 7 V, R _L = 100 Ω	I _{GT}	200	μA
Holding Current ^{Pulse} at V _{AK} = 7 V, Initiating Current = 20 mA	I _H	5 10	mA
Latch Current at V _{AK} = 7 V, I _g = 200 μA	I _L	10 15	mA
Gate Trigger Voltage ^{Note3} at V _{AK} = 7 V, R _L = 100 Ω	V _{GT}	0.8 1.2	V

Note:

1. Indicates pulse test width ≤ 1 ms, duty cycle ≤ 1%
2. R_{GK} = 1 KΩ included in measurement
3. Does not include R_{GK} in measurement
4. V_{DRM} and V_{R_{RM}} for all types can be applied on continuous basis. Ratings apply for zero negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.




Figure 1. Typical Gate Trigger Current versus Junction Temperature




Figure 2. Typical Gate Trigger Voltage versus Junction Temperature




Figure 3. Typical Holding Current versus Junction Temperature




Figure 4. Typical Latching Current versus Junction Temperature